Universal error corrections for finite semiconductor resistivity in cross-kelvin resistor test structures by Holland, A et al.
914 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 51, NO. 6, JUNE 2004
Universal Error Corrections for Finite Semiconductor
Resistivity in Cross-Kelvin Resistor Test Structures
Anthony S. Holland, Geoffrey K. Reeves, and Patrick W. Leech
Abstract—The Cross-Kelvin Resistor test structure is commonly
used for the extraction of the specific contact resistance of ohmic
contacts. Analysis using this structure are generally based on a
two-dimensional model that assumes zero voltage drop in the semi-
conductor layer in the direction normal to the plane of the con-
tact. This paper uses a three-dimensional (3-D) analysis to show
the magnitude of the errors introduced by this assumption, and il-
lustrates the conditions under which a 3-D analysis should be used.
This paper presents for the first time 3-D universal error correction
curves that account for the vertical voltage drop due to the finite
depth of the semiconductor layer.
Index Terms—Cross-Kelvin Resistor (CKR), ohmic contact, spe-
cific contact resistance, test structures.
DEFINITIONS
Contact area (in square microns).
Current through the contact (in milliamperes).
True average voltage drop across interface, does not
include parasitic effects (in millivolts).
True resistance of interface, , does not in-
clude parasitic effects (in ohms).
CKR measured voltage drop, Tap1 to Tap2, includes
parasitic effects, , (in millivolts).
Contact resistance measured using the CKR which in-
cludes parasitic effects, (in ohms).
Sheet resistance, .
True specific contact resistance, cm .
Specific contact resistance determined using measured
voltage, , cm .
Dimension of square contact (in micrometers).
Width of both taps and current arms (in micrometers).
Overlap around contact (in micrometers).
Semiconductor active layer thickness or junction depth
(in micrometers).
Transfer length (in micrometers).
Resistivity of semiconductor layer cm .
Vertical voltage drop in the semiconductor layer, below
the contact interface (in millivolts).
Dimensionless parameter .
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I. INTRODUCTION
THE CROSS-KELVIN Resistor (CKR) test structure pre-sented by Proctor et al.[1] is commonly used to deter-
mine the specific contact resistance of a metal-semiconductor
ohmic contact [see Fig. 1(a), and (b)]. For the CKR, is the
resistance defined by the potential difference measured be-
tween two voltage sensing taps, divided by the injected current
(1)
Using a one-dimensional (1-D) analysis of the CKR, it was
shown [1] that is the average voltage across the contact in-
terface . Hence, for the 1-D model, gives the interfacial
resistance from which can be obtained
(2)
where is the contact area. Fig. 1(a) illustrates such a 1-D
CKR test structure showing the metal and semiconductor taps
through which the current is passed, and the metal and semi-
conductor taps used for the measurement of . The model
shown in Fig. 1(a) is the same as the model of the ideal CKR
presented in [1]. Analysis of the equivalent two–dimensional
(2-D) model of the CKR in Fig. 1(b), shows that it behaves like
the ideal CKR of Fig. 1(a). In Fig. 1(c), a more realistic CKR test
structure is shown where the metal contacts the semiconductor
through a via. Errors occur due to voltage drops in the semi-
conductor layer surrounding the contact, increasing the value
of [2]. In Fig. 1(d), errors occur due to both the
surrounding semiconductor and the finite depth of the semicon-
ductor layer. For all the CKR models shown in Fig. 1(a)–(d), the
following definition holds:
(3)
For the ideal CKR and, thus, . Fig. 1(a) and
(b) show models of ideal CKR test structures. For practical
(nonideal) CKR test structures and, thus, .
When the geometry of the semiconductor layer surrounding
the contact via is taken into account with a 2-D model, the
potential between the voltage taps is no longer the average
voltage across the contact interface and thus . Therefore,
corrections are required. In the 2-D model, only corrections for
the voltage drop in the semiconductor layer surrounding the
via are performed. Error corrections to 2-D CKR test structures
have been investigated by several groups [2]–[4]. These groups
analyze the errors due to overlap of the semiconductor layer
around the contact via and contact misalignment effects. By
modeling and analyzing the various sources of error, it is possible
to generate a series of correction curves whereby the extracted
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Fig. 1. Four-terminal CKR. (a) 1-D, (b) 2-D, no overlap of contact, (c) 2-D with overlap, and (d) 3-D with overlap. (Another case is the 3-D model with no
overlap but having finite depth; see Fig. 3.)
Fig. 2. Comparison of interface V and semiconductor V voltage drops for
defining .
value is compared to the true value used at the interface
of the model. The majority of these analyses focus on 2-D
effects. Loh et al. [3] briefly discuss a three-dimensional (3-D)
model, but do not analyze the effects of such a model in detail
and have not presented error correction curves. By modeling
in 3-D, the influence of the voltage drop in the semiconductor
layer (having finite depth ) in the vertical direction can be
accounted for. Hence, its influence on the determination of
from CKR test structures may be found. In this paper,
we use finite element (FE) techniques to model the CKR test
structure in 3-D and, thus, analyze the influence of vertical
voltage drop in the semiconductor layer. The analysis can be
compared to the 2-D results in order to find the conditions
under which 3-D effects may be significant. Universal error
correction curves are presented using the same presentation
method as used in other publications on the 2-D correction
curves [3]–[5], e.g., the parameter sheet resistance is used
here even though the semiconductor layer has finite depth.
Results for the 2-D case examined in this paper compares
very well with the 2-D results previously published [3], [4].
Measurements from CKR structures with semiconductor layers
with the same , but with different thicknesses, are compared.
Universality is maintained by making the thickness as a ratio
of the tap width .
The 2-D scaling laws developed in [3] showed that the ratio
is the same for any given ratio of , , , where is
any finite number
-D (4)
From [6] the specific contact resistance is related to the
transfer length by the equation
(5)
Reference [3] shows that for scaling in the 3-D case none
of the parameters , , , are independent of each other,
where is the depth of the semiconductor layer; if one parameter
is scaled than they are all scaled the same to maintain scaling
equivalence
-D (6)
Authorized licensed use limited to: RMIT University. Downloaded on November 18, 2008 at 19:24 from IEEE Xplore.  Restrictions apply.
916 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 51, NO. 6, JUNE 2004
Fig. 3. (a) Equipotential distribution within the semiconductor region of a
CKR, where  = 10 
:cm , V = 1:39mV (for I = 1mA), and (b) same
as for (a) but with  = 10 
:cm . V = 0:2 mV (for I = 1 mA).
II. THREE-DIMENSIONAL EFFECTS
When analyzing the transmission line model (TLM) test
structure for ohmic contacts, Berger [6] recognized that the
TLM did not account for the vertical voltage drop in the
semiconductor layer of the test structure. He pointed out that in
certain circumstances this could lead to errors in the derivation
of . The magnitude of these errors was calculated in terms
of the parameter :
(7)
The reason for using can be seen from Fig. 2, which il-
lustrates the voltage drop caused by current passing through a
semiconductor, and the metal–semiconductor interface .
The ratio of is just or . When , the ver-
tical voltage drop in the semiconductor layer is the same as the
voltage drop across the interface (no current crowding effects
of a planar contact are considered in Fig. 2). Thus, when
the vertical voltage drop in the semiconductor will influence the
determination of from a CKR test structure.
The continued downscaling of device dimensions has led to
reductions in the junction depth (or active layer thickness) , as
well as reductions in . In addition, the continued improvement
in ohmic contact technology has also been accompanied by ever
decreasing values of . The use of new contact materials, con-
tact structures and processing techniques has resulted in signif-
icantly lower values of —values as low as cm
for TaSi on n -Si have been reported [7]. The International
Technology Roadmap for Semiconductors [8] predicts that
values will be cm in 2010, cm
TABLE I
CONTACT PARAMETERS FOR SIMULATIONS IN FIG. 3(a) AND (b)
Fig. 4. Values of extracted  versus  , for several values of  t for a contact
with d = w.
Fig. 5. Extracted  as a function of  for several values of . Both 2-D
(dashed line) and 3-D (solid line) simulations are shown.
in 2013, and cm in 2016 for Si contacts. Thus,
values of may well arise, and in certain test structures,
it may no longer be appropriate to neglect the vertical voltage
drop in the semiconductor layer beneath the contact. For ex-
ample, if cm and m, then, with
cm , and a 3-D analysis should
be implemented.
III. MODELING
To demonstrate the effect of finite depth, the ideal CKR test
pattern [shown in Fig. 1(b)] is modified by giving it finite depth
and modeled using FE techniques [see Fig. 3(a) and (b)]. In this
structure, there is no contact overlap and therefore it
is similar to the ideal CKR presented by Proctor et al.[1]. How-
ever, unlike the CKR presented in [1] the semiconductor layer is
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Fig. 6. Universal error correction curves for CKR structures with different tap depth/width ratios. Shaded areas show   1. The 2-D error curves are shown for
t=w = 0:1 and 0.5 for comparison with 3-D.
given a finite depth, and hence, vertical voltage drops will occur
beneath the contact. Examples of potential distribution in the
semiconductor layer are shown in Fig. 3(a) and (b). In this ex-
ample, the contact is square and since there are no
contact overlap errors m . The semiconductor thick-
ness is m, cm and hence, .
The potential of the metal layer is taken as zero in the mod-
eling. Table I gives the contact parameters and the specific con-
tact resistance results for simulations shown in Fig. 3(a) and (b)
show the equi-potentials in the semiconductor for 1 mA passing
through the test pattern. In Fig. 3(a) and (b), the arrows on the
potential scales point to the value of the potential found on
the end of the semiconductor tap, truncated in Fig. 3(a) and (b).
is the potential used for calculating . Thus, the potential
difference used is . In a 2-D analysis, the semicon-
ductor tap measures the potential at a point directly below the
contact interface—this potential being the average value along
the tap-edge of the contact. In the 3-D example of Fig. 3, the
tap measures the potential at a contour below the contact inter-
face—this potential is the average value of the contours on the
face of the semiconductor where the tap abuts the side of the
contact.
Using various values of , , and , data similar to that in
Table I has been obtained and is shown plotted in Fig. 4. is
shown as a function of for various values of the product .
In this graph and the points 1 and 2 mark the location of
the two sets of data given in Table I. The dashed line indicates
where and thus, . In order to compare the
relative contributions of contact overlap and vertical voltage
drop effects with the total correction factors for , FE analysis
was performed for several different values of contact overlap .
Results for both 2-D and 3-D analysis were calculated (where
the effect of vertical voltage drop is ignored and taken into
account respectively). In these analyses, the tap width was
fixed at m, and for the 3-D model m and
cm , while in the 2-D model .
The values of used were 0, 0.1, 0.2, and 0.5 m. The results
are shown in Fig. 5 where is shown as a function of for
these values of . For a test pattern with the geometry and
material parameters used in this example, the value is easily
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found from Fig. 5 once has been determined. In Fig. 5 the
difference arising between the use of 2-D and 3-D simulations
is presented. As an example, for m, an extracted
of cm gives a true of cm
using the 2-D analysis but a of cm using
a 3-D analysis. Thus, an additional correction of a factor
of two arises (in this example, ). Plots like those
in Fig. 5 for determining errors in CKR measurements are
convenient to use for specific test structure geometries but
modeling tools such as FE modeling software are required to
obtain new data when CKR geometry is changed. Some groups
have presented similar plots of versus for 2-D CKR
structures with overlap [9]–[11] and each was for different
geometry. To avoid having to generate such curves for different
geometries universal error correction curves were generated
for all possible cases using the scaling laws of equation (4).
Loh et al. [3] established universal error correction curves
using 2-D analysis and similar results have been presented by
Scorzoni et al. [4] and Santander et al. [5]. The error (due
to 2-D) effects for CKR test structures of any geometry can
be determined using such curves. To extend the applicability
of these curves we have modeled CKR test structures for
semiconductor layers of different depths, i.e., 3-D universal
error correction curves. Fig. 6(a)–(f) show curves that model
the effects of the finite depth of the semiconductor layer. Curves
are plotted for as done in
previous presentations of 2-D universal error correction curves
[3]–[5]. The curves for has been omitted
for clarity as it practically coincides with .
The same method, as in [3]–[5], is used for presentation of the
results. With respect to universal error correction curves, the
only unknown parameter when undertaking CKR measurements
is transfer length , assuming that depth is known. Values
for ratios of , 0.2, 0.3, 0.4, 0.5, and 1.0 are
presented in Fig. 6(a)–(f). The 2-D curves are plotted on two of
the [Fig. 6(a)–(e)] for comparison. For increasing , the error
compared with the 2-D case increases, and this corresponds
with reducing values. To demonstrate the relevance of the
parameter we have shaded the regions in Fig. 9 where .
This clearly shows that for the 2-D and 3-D models
give different results and for results are the same. For
most of the data is obtained for and for
most of the data falls in the region of . For
increasing the increasing discrepancy between the 2-D
and 3-D curves corresponds with a decreasing .
IV. UNIVERSAL ERROR CORRECTION CURVES
To determine the true from an experimental measurement
requires the following procedure. The value of is measured
and hence and are determined. The universal error
correction curves presented here assume that is the same
under the contact as outside the contact area. (Separate universal
error correction curves are required for the case where the sheet
resistance is different beneath the contact such as those gener-
ated for the 2-D case in [4].) Knowing and then
can be determined by choosing the value of which
TABLE II
 VALUES OBTAINED FOR DIFFERENT VALUES OF  USING 2-D AND
3-D ERROR CORRECTION CURVES (t = 0:24 m, w = 1:2 m,
 = 0:2 m, d= = 4)
Fig. 7. Point A in Table II. Equipotential distribution within the
semiconductor region of a CKR with semiconductor overlap of the
contact and finite semiconductor depth. The input current I = 0:24 mA,
t = 0:24 m, w = 1:2 m,  = 0:2 m, d= = 4, R = 50 
= and
 = 1  10 
:cm .
is closest to the plotted point. From the value of can be
calculated by using (5).
The model shown in Fig. 7 is an example of a FE model of a
3-D CKR model, including the effects of semiconductor depth
and contact overlap. The geometry and equipotentials of the
CKR structure shown in Fig. 7(a) relate to point A in Fig. 6(b).
The input current mA, m, m,
m, , and cm .
Using this model the parameters and were varied to com-
pare the effects of different values of . The results are shown
in Table II. This shows the significance of for assessing the
error in using a 2-D model. For the error in using the 2-D
correction curves is negligible whereas for the error be-
comes significant and increases as reduces. The data points in
Table II are plotted in Fig. 8(a) and (b). In these figures, the x and
y-axis are identical as are the data points A–D. These two figures
clearly show the erroneous results that are obtained by using an
inappropriate error correction curve. The curves in Fig. 8(b) are
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Fig. 8. (a) and (b) Expanded sections of error correction curves for 2-D and 3-D [t=w = 0:2, Fig. 6(b)] showing data points A–D in Table II.
appropriate, being for , whereas the 2-D curves will
give erroneous results for and, hence, .
V. CONCLUSION
The effect of the vertical voltage drop within the semicon-
ductor layer of a CKR on the determination of has been
analyzed. Calculations were undertaken using a 3-D finite el-
ement model in order to determine values of the extracted
specific contact resistance . These results have been com-
pared to those values calculated using a 2-D model. The
differences between the 2-D and 3-D models have been inter-
preted in terms of the parameter where . When
, the errors due to the vertical voltage drop within the
semiconductor become significant as shown by the difference
in results from the 2-D and 3-D models. Thus, in order to derive
, the correction to the extracted should be undertaken
using data from a 3-D model. Corrections using 3-D model data
will become increasingly necessary as the reductions being
obtained in are larger than those occurring in . 3-D
universal error correction curves have been presented which
account for the finite depth of semiconductor layers. These
curves have been compared to their equivalent 2-D curves to
demonstrate the error in incorrectly using 2-D curves.
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